

AD-A105 378

CORNELL UNIV ITHACA NY SCHOOL OF ELECTRICAL ENGINEERING
SILICON-ON-SAPPHIRE MEDIUM POWER MESFET.(U)
FEB 81

F/6 9/1

N00014-80-C-0862

UNCLASSIFIED

NL

100 1
2000 78



END
DATE
FILMED
10-81
DTIC

AD A105378

Current schedule of ECR

9 Interim Report.
Contract 15N00014-80-C-0862
FEB. 1981

1
LEVEL II

6 Silicon-on-sapphire medium power MESFET,

The key aspect in improving the performance of SOS MESFETs is to reduce the parasitic source resistance. While the extrinsic g_m of GaAs MESFETs is now close to that of the intrinsic device (i.e., with $R_S = R_D = 0$), SOS MESFETs still have significant progress to be made in the area of source resistance reduction.

The source resistance can be most effectively reduced by spacing the gate closer to the n^+ source implant. The smallest spacing is then determined by the gate-to-source breakdown voltage. For similar doping profiles in silicon and in GaAs we can consider the approximately universal expression for junction breakdown voltage from Sze, p. 114 et seq.

$$V_B^* \approx 60 \left(\frac{E_g}{1.1} \right)^{3/2} \left(\frac{N_B}{10^{16}} \right)^{-3/4} \text{ volts}$$

11 Feb 81

For a cylindrical junction as expected for the MESFET gate

$$V_B = V_b^* \{ (2 + \gamma) \gamma^{1/2} - \gamma \}$$

where

$$\gamma = \frac{r_j}{W} = \frac{\text{radius of curvature of metallurgical junction}}{\text{depletion layer width at breakdown}}$$

The maximum doping concentration is however set by the need to maintain a high gate-to-drain breakdown voltage, for example around 15V. With this breakdown voltage, a doping concentration of $6.35 \times 10^{16} \text{ cm}^{-3}$ is calculated. For a built in voltage of 0.8V across the Schottky barrier gate and with a pinch-off voltage of -5V applied to the gate we get a depletion depth given by

$$W = \sqrt{\frac{2 \epsilon_s (V_p + \phi)}{q N_D}}$$

81 10 5 011

098850

DTIC
ELECTE
OCT 6 1981
S D

REPRODUCED FOR PUBLIC
DISTRIBUTION USE ONLY

FILE COPY

of about $0.35 \mu\text{m}$. So to eliminate the possibility of space charge limited current flow between the reverse biased gate and the source, we must keep them separated by at least $0.35 \mu\text{m}$.

Now, typical average mobility of electrons in SOS is $400 \text{ cm}^2/\text{volt sec}$ and in GaAs is $4000 \text{ cm}^2/\text{volt sec}$. So, for a 1 mm wide gate


$$R^{\text{Si}} = \frac{\rho l}{A} = \frac{1 \times 10^{-4}}{0.35 \times 10^{-5} \times e\mu n} = 7.03 \Omega$$

and

$$R^{\text{GaAs}} = \frac{\rho l}{A} = \frac{1 \times 10^{-4}}{0.35 \times 10^{-5} \times e\mu n} = 0.703 \Omega$$

with the transfer length = $0.65 \mu\text{m}$. Typical transfer lengths range from $0.5 \mu\text{m}$ to $1.5 \mu\text{m}$.

An illustration of the severe effects of parasitic source-gate resistance on the g_m of Si and GaAs MESFETs now follows. Consider the FET to be operating in the velocity saturation mode.



Accession For	
NTIS GRA&I	<input checked="checked" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A	

$$W = \sqrt{\frac{2 \epsilon_s (V_p + \phi)}{q N_D}}$$

Now

$$I = neV(t-w)$$

$$= neVW \left(t - \sqrt{\frac{2 \epsilon_s (V_g + \phi)}{q N_D}} \right)$$

but

$$g_m = \frac{\partial I}{\partial V_g} \bigg|_{V_g=0} = 2 \epsilon_s V \left(\frac{2 \epsilon_s \phi}{q N_D} \right)^{-1/2} = V \left(\frac{2 q N_D \epsilon_s}{\phi} \right)^{1/2}$$

$V_{sat} = 1 \times 10^7 \text{ cm/sec}$

from which we get that since $\epsilon_{Si} \approx \epsilon_{GaAs}$ the $g_m = 164 \text{ mS/mm}$ gate width for the intrinsic device.

Now

$$g_m^{obs} = \frac{g_m^{int}}{1 + g_m^{int} R_{sg}}$$

obs = observed
int = intrinsic

For silicon,

$$g_m^{obs} = \frac{164}{1 + 7.03 \times .164} = 76 \text{ mS}$$

GaAs,

$$g_m^{obs} = \frac{164}{1 + 0.703 \times 0.164} = 147 \text{ mS}$$


The above values have been close to what has been experimentally determined. SOS MESFETs have shown transconductances of up to 40 mS/mm and GaAs MESFETs have shown g_m 's of up to 145 mS/mm at Cornell University.


However, from practical experience with SOS MESFETs made at Cornell University, we have found that the gate breakdown voltage on SOS is larger than that predicted for pure silicon. This could be due to the high defect density in the SOS films and would allow us to increase the doping concentration for a given gate-drain breakdown voltage. The parasitic source-gate resistance would be correspondingly reduced and the extrinsic g_m comes closer to the intrinsic one. Work is in hand to determine the difference between the gate-drain breakdown voltage for devices on SOLS and bulk silicon.

A brief pictorial summary of our work on SOS MESFETs has been included to give some idea of our fabrication technology and capabilities.


Planar SOS MESFET

- source and drain DIFFUSION or high dose IMPLANT
- MESA ion milled in argon at 500V 500nm
- channel implant $1,5 \times 10^{12} \text{cm}^{-3}$ phosphorus at 120 to 160KeV
- METALLISATION 250nm Al lift off







DEVELOPED GATE PATTERN IN AZ1350J




AS ABOVE BUT WITH A 2 MINUTE DIP IN TOLUENE PRIOR
TO DEVELOPMENT.




DIFFUSION OF SILICON INTO ALUMINUM.



Si Mesa with SD pattern




Final SOS MESFET



D.C. DRAIN CHARACTERISTICS FOR PLANAR-PROCESS-FET


- * $G_M = 230 \text{ MS/CM}$ AT $V_G = 0V$, $V_{DS} = 5V$.
- * PINCH OFF VOLTAGE = - 3.8V.
- * F_T PREDICTED = 4.8 GHz.



Pt gate $L_g = 1\mu m$

$W_g = 40\mu m$

$LSD = 3\mu m$



Al gate

$L_g = 1.2\mu m$

$W_g = 1.6mm$

$LSD = 3\mu m$

